

**REVISION HISTORY**

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issued	Jan.09. 2012
Rev. 1.1	Add 48 pin BGA package type.	Mar.12. 2012
Rev. 1.2	1.“CE# \geq Vcc - 0.2V” revised as “CE# \leq 0.2” for TEST CONDITION of Average Operating Power supply Current Icc1 on page3 2.Revised ORDERING INFORMATION Page11	Jul.19. 2012
Rev. 1.3	1.Revise “ TEST CONDITION ” for Voh, Vol on page 3 I_{OH} = -8mA revised as -4mA I_{OL} =4mA revised as 8mA 2.Revise $V_{IH(max)}$ & $V_{IL(min)}$ note on page 3 $V_{IH(max)}$ = Vcc + 2.0V for pulse width less than 6ns. $V_{IL(min)}$ = Vss - 2.0V for pulse width less than 6ns.	Jun. 04. 2013
Rev.1.4	Revised the address pin sequence of pin configuration of 48 pin TSOP I on page 2 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.3)	Oct. 30. 2013
Rev. 1.5	Add Vcc=1.8V specifications	Oct.20.2014
Rev. 1.6	Revised PIN DESCRIPTION in page 1 Revised $I_{CC1(min)}$ in DC ELECTRICAL CHARACTERISTICS Deleted WRITE CYCLE Notes : 1. WE#,CE#, LB#, UB# must be high during all address transitions. in page 10	Mar.22.2017



FEATURES

- Fast access time : 10/12ns ($V_{CC}=3.3V$)
15ns ($V_{CC}=1.8V$)
- **low power consumption:**
 - Operating current:
90/80mA (3.3V TYP.)
70mA (1.8V TYP.)
 - Standby current:
4mA (TYP.)
- Power supply: 1.8 or 3.3V
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 48-pin 12mm x 20mm TSOP I
48-ball 6mm x 8mm TFBGA

GENERAL DESCRIPTION


The LY61L102416A is a 16M-bit high speed CMOS static random access memory organized as 1024K words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L102416A operates with power supply either 1.8V or 3.3V, and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product Family	Operating Temperature	Speed		Power Dissipation			
		$V_{CC}=1.65\text{--}2.4V$	$V_{CC}=2.7\text{--}3.6V$	Standby (I_{SB1} , TYP.)		Operating (I_{CC1} , TYP.)	
				$V_{CC}=1.65\text{--}2.4V$	$V_{CC}=2.7\text{--}3.6V$	$V_{CC}=1.65\text{--}2.4V$	$V_{CC}=2.7\text{--}3.6V$
LY61L102416A	0 ~ 70°C	15ns	10/12ns	4mA	4mA	70mA	90/80mA
LY61L102416A(I)	-40 ~ 85°C	15ns	10/12ns	4mA	4mA	70mA	90/80mA

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground
NC	No Connection



Lyontek Inc.

LY61L102416A

Rev. 1.6


1024K X 16 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION

A4	1	48	A5
A3	2	47	A6
A2	3	46	A7
A1	4	45	A8
A0	5	44	OE#
NC	6	43	UB#
CE#	7	42	LB#
DQ0	8	41	DQ15
DQ1	9	40	DQ14
DQ2	10	39	DQ13
DQ3	11	38	DQ12
Vcc	12	37	Vss
Vss	13	36	Vcc
DQ4	14	35	DQ11
DQ5	15	34	DQ10
DQ6	16	33	DQ9
DQ7	17	32	DQ8
WE#	18	31	NC
NC	19	30	A9
A19	20	29	A10
A18	21	28	A11
A17	22	27	A12
A16	23	26	A13
A15	24	25	A14




LY61L102416A
XXXXXX
XXXXXX



1 2 3 4 5 6

TFBGA (See through with Top View)



TFBGA (Top View)



ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{cc} relative to V_{ss}	V_{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V_{ss}	V_{T2}	-0.5 to $V_{cc}+0.5$	V
Operating Temperature	T_A	0 to 70(C grade)	°C
		-40 to 85(I grade)	
Storage Temperature	T_{STG}	-65 to 150	°C
Power Dissipation	P_D	1	W
DC Output Current	I_{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY CURRENT
						DQ0 - DQ7	DQ8 - DQ15	
Standby	H	X	X	X	X	High-Z	High-Z	I_{SB}, I_{SB1}
Output Disable	L	H	H	X	X	High-Z	High-Z	I_{CC}, I_{CC1}
	L	X	X	H	H	High-Z	High-Z	
Read	L	L	H	L	H	D_{OUT}	High-Z	I_{CC}, I_{CC1}
	L	L	H	H	L	High-Z	D_{OUT}	
	L	L	H	L	L	D_{OUT}	D_{OUT}	
Write	L	X	L	L	H	D_{IN}	High-Z	I_{CC}, I_{CC1}
	L	X	L	H	L	High-Z	D_{IN}	
	L	X	L	L	L	D_{IN}	D_{IN}	

Note: H = V_{IH} , L = V_{IL} , X = Don't care.



Lyontek Inc.

LY61L102416A

Rev. 1.6

1024K X 16 BIT HIGH SPEED CMOS SRAM

DC ELECTRICAL CHARACTERISTICS (V_{CC}=2.7V~3.6V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ^{*4}	MAX.	UNIT
Supply Voltage	V _{CC}		2.7	3.3	3.6	V
Input High Voltage	V _{IH} ^{*1}		2.2	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL} ^{*2}		-0.3	-	0.8	V
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	-1	-	1	μA
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	-1	-	1	μA
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	V
Output Low Voltage	V _{OL}	I _{OL} = 8mA	-	-	0.4	V
Average Operating Power supply Current	I _{CC}	CE# = V _{IL} , I _{I/O} = 0mA ; f=MAX.	-10 -12	-	110 100	160 140 mA
	I _{CC1}	CE# ≤ 0.2, Other pin is at 0.2V or V _{CC} -0.2V I _{I/O} = 0mA ; f=MAX.	-10	-	90	120 mA
			-12	-	80	110 mA
Standby Power Supply Current	I _{SB}	CE# ≥ V _{IH} Other pin is at V _{IL} or V _{IH}	-	-	80	mA
Standby Power Supply Current	I _{SB1}	CE# ≥ V _{CC} - 0.2V; Other pin is at 0.2V or V _{CC} -0.2V	-	4	40	mA

Notes:

1. V_{IH(max)} = V_{CC} + 2.0V for pulse width less than 6ns..
2. V_{IL(min)} = V_{SS} - 2.0V for pulse width less than 6ns.
3. Over/Uncertain specifications are characterized on engineering evaluation stage, not for mass production test.
4. Typical values are included for reference only and are not guaranteed or tested.

Typical values are measured at V_{CC} = V_{CC(TYP)} and T_A = 25°C

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No. 17, Industry E . Rd.II, Science-Based Industrial Park, Hsinchu 300, Taiwan

TEL: 886-3-6668838

FAX: 886-3-6668836



DC ELECTRICAL CHARACTERISTICS (V_{CC}=1.65V~2.4V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ^{*4}	MAX.	UNIT
Supply Voltage	V _{CC}		1.65	1.8	2.4	V
Input High Voltage	V _{IH} ^{*1}		1.4	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL} ^{*2}		-0.3	-	0.4	V
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	-1	-	1	µA
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	-1	-	1	µA
Output High Voltage	V _{OH}	I _{OH} = -0.5mA	1.4	-	-	V
Output Low Voltage	V _{OL}	I _{OL} = 1mA	-	-	0.4	V
Average Operating Power supply Current	I _{CC}	CE# = V _{IL} , I _{I/O} = 0mA; f=MAX.	-15	-	90	mA
	I _{CC1}	CE# ≤ 0.2, Other pin is at 0.2V or V _{CC} -0.2V I _{I/O} = 0mA; f=MAX.	-15	-	70	mA
Standby Power Supply Current	I _{SB}	CE# ≥ V _{IH} Other pin is at V _{IL} or V _{IH}	-	-	80	mA
Standby Power Supply Current	I _{SB1}	CE# ≥ V _{CC} - 0.2V; Other pin is at 0.2V or V _{CC} -0.2V	-	4	40	mA

Notes:

1. V_{IH(max)} = V_{CC} + 2.0V for pulse width less than 6ns.
2. V_{IL(min)} = V_{SS} - 2.0V for pulse width less than 6ns.
3. Over/Uncertain specifications are characterized on engineering evaluation stage, not for mass production test.
4. Typical values are included for reference only and are not guaranteed or tested.

Typical values are measured at V_{CC} = V_{CC(TYP.)} and T_A = 25°C

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	C _{I/O}	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Speed	10/12ns(V _{CC} =3.3V), 15ns(V _{CC} =1.8V)
Input Pulse Levels	0.2V to V _{CC} -0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	V _{CC} /2
Output Load	C _L = 30pF + 1TTL, I _{OH} /I _{OL} = -4mA/8mA(V _{CC} =3.3V) I _{OH} /I _{OL} = -0.5mA/1mA(V _{CC} =1.8V)



AC ELECTRICAL CHARACTERISTICS (V_{CC}=2.7V~3.6V)

(1) READ CYCLE

PARAMETER	SYM.	LY61L102416A-10		LY61L102416A-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	10	-	12	-	ns
Address Access Time	t _{AA}	-	10	-	12	ns
Chip Enable Access Time	t _{ACE}	-	10	-	12	ns
Output Enable Access Time	t _{OE}	-	4.5	-	5	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	2	-	3	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	0	-	0	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	4	-	5	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	4	-	5	ns
Output Hold from Address Change	t _{OH}	2	-	2	-	ns
LB#, UB# Access Time	t _{BA}	-	4.5	-	5	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	4	-	5	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	0	-	0	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY61L102416A-10		LY61L102416A-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	10	-	12	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	ns
Chip Enable to End of Write	t _{CW}	8	-	10	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Write Pulse Width	t _{WP}	8	-	10	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	ns
Output Active from End of Write	t _{OW} *	2	-	2	-	ns
Write to Output in High-Z	t _{WHZ} *	-	4	-	5	ns
LB#, UB# Valid to End of Write	t _{BW}	8	-	10	-	ns

*These parameters are guaranteed by device characterization, but not production tested.



AC ELECTRICAL CHARACTERISTICS (V_{CC}=1.65V~2.4V)

(1) READ CYCLE

PARAMETER	SYM.	LY61L102416A-10		UNIT
		MIN.	MAX.	
Read Cycle Time	t _{RC}	15	-	ns
Address Access Time	t _{AA}	-	15	ns
Chip Enable Access Time	t _{ACE}	-	15	ns
Output Enable Access Time	t _{OE}	-	8	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	3	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	0	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	5	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	5	ns
Output Hold from Address Change	t _{OH}	2	-	ns
LB#, UB# Access Time	t _{BAA}	-	8	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	5	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	0	-	ns

(2) WRITE CYCLE


PARAMETER	SYM.	LY61L102416A-10		UNIT
		MIN.	MAX.	
Write Cycle Time	t _{WC}	15	-	ns
Address Valid to End of Write	t _{AW}	12	-	ns
Chip Enable to End of Write	t _{CW}	12	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	12	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t _{DW}	9	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{OEW} *	2	-	ns
Write to Output in High-Z	t _{WHZ} *	-	9	ns
LB#, UB# Valid to End of Write	t _{BW}	12	-	ns

*These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)





READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise tAA is the limiting parameter.
4. tCLZ, tBLZ, tOLZ, tCHZ, tBHZ and tOHZ are specified with $C_L = 5\text{pF}$. Transition is measured $\pm 500\text{mV}$ from steady state.
5. At any given temperature and voltage condition, tCHZ is less than tCLZ , tBHZ is less than tBLZ, tOHZ is less than tOLZ.

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)

WRITE CYCLE 2 (CE# Controlled) (1,4,5)




WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes :

- 1.A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, t_{WP} must be greater than t_{WPHZ} + t_{tdw} to allow the drivers to turn off and data to be placed on the bus.
- 3.During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.t_{ow} and t_{WPHZ} are specified with C_L = 5pF. Transition is measured ±500mV from steady state.



Lyontek Inc.

LY61L102416A

Rev. 1.6


1024K X 16 BIT HIGH SPEED CMOS SRAM

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	$CE\# \geq V_{CC} - 0.2V$	1.5	-	3.6	V
Data Retention Current	I_{DR}	$V_{CC} = 1.5V, CE\# \geq V_{CC} - 0.2V;$ Other pin is at 0.2V or $V_{CC} - 0.2V$	-	4	40	mA
Chip Disable to Data Retention Time	t_{CDR}	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t_R		t_{RC^*}	-	-	ns

t_{RC^*} = Read Cycle Time

DATA RETENTION WAVEFORM





Lyontek Inc.


LY61L102416A

Rev. 1.6

1024K X 16 BIT HIGH SPEED CMOS SRAM

PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.10	-	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
0.50 BASIC			
L	0.50	0.60	0.70
L1	-	0.80	-
Y	-	-	0.10
R	0°	-	5°

NOTES:

- 1.JEDEC OUTLINE : MO-142 DD
- 2.PROFILE TOLERANCE ZONES FOR D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 3.DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No. 17, Industry E . Rd.II, Science-Based Industrial Park, Hsinchu 300, Taiwan

TEL: 886-3-6668838

FAX: 886-3-6668836




Lyontek Inc.

LY61L102416A

Rev. 1.6

1024K X 16 BIT HIGH SPEED CMOS SRAM

48-ball 6mm x 8mm TFBGA Package Outline Dimension



Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No. 17, Industry E . Rd.II, Science-Based Industrial Park, Hsinchu 300, Taiwan

TEL: 886-3-6668838

FAX: 886-3-6668836



Lyontek Inc.

LY61L102416A

Rev. 1.6

1024K X 16 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-pin (12mm x 20mm) TSOP I	10	0°C~70°C	Tray	LY61L102416ALL-10
			Tape Reel	LY61L102416ALL-10T
		-40°C~85°C	Tray	LY61L102416ALL-10I
			Tape Reel	LY61L102416ALL-10IT
	12	0°C~70°C	Tray	LY61L102416ALL-12
			Tape Reel	LY61L102416ALL-12T
		-40°C~85°C	Tray	LY61L102416ALL-12I
			Tape Reel	LY61L102416ALL-12IT

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No. 17, Industry E . Rd.II, Science-Based Industrial Park, Hsinchu 300, Taiwan

TEL: 886-3-6668838

FAX: 886-3-6668836



Lyontek Inc.

LY61L102416A

Rev. 1.6

1024K X 16 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-ball (6mm x 8mm) TFBGA	10	0°C~70°C	Tray	LY61L102416AGL-10
			Tape Reel	LY61L102416AGL-10T
		-40°C~85°C	Tray	LY61L102416AGL-10I
			Tape Reel	LY61L102416AGL-10IT
	12	0°C~70°C	Tray	LY61L102416AGL-12
			Tape Reel	LY61L102416AGL-12T
		-40°C~85°C	Tray	LY61L102416AGL-12I
			Tape Reel	LY61L102416AGL-12IT

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No. 17, Industry E . Rd.II, Science-Based Industrial Park, Hsinchu 300, Taiwan

TEL: 886-3-6668838

FAX: 886-3-6668836



Lyontek Inc.

Rev. 1.6

LY61L102416A

1024K X 16 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.