



#### REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issued	Feb.02.2012
Rev. 1.1	1.“CE# $\geq V_{CC} - 0.2V$ ” revised as “CE# $\leq 0.2$ ” for <b>TEST CONDITION</b> of Average Operating Power supply Current $I_{CC1}$ on page 3 2.Revised <b>ORDERING INFORMATION</b> Page11	Jul.19. 2012
Rev. 1.2	1.Revise “ <b>TEST CONDITION</b> ” for $V_{OH}$ , $V_{OL}$ on page 4 $I_{OH} = -8mA$ revised as $-4mA$ $I_{OL} = 4mA$ revised as $8mA$ 2. Revise $V_{IH(max)}$ & $V_{IL(min)}$ note on page 4 $V_{IH(max)} = V_{CC} + 2.0V$ for pulse width less than 6ns. $V_{IL(min)} = V_{SS} - 2.0V$ for pulse width less than 6ns.	Jun.04.2013
Rev. 1.3	Revised the address pin sequence of TSOP II pin configuration on page 3 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.2 )	Oct.30.2013
Rev. 1.4	Deleted -12ns Spec. Deleted <b>WRITE CYCLE</b> Notes :	Dec.13.2016
Rev. 1.5	1. WE#,CE# must be high during all address transitions. In page 6. Revised <b>TIMING WAVEFORMS</b> of <b>WRITE CYCLE</b> in page 7	May.22.2020



### FEATURES

- Fast access time : 8/10ns
- **Very low power consumption:**  
 Operating current:  
 90/80mA (TYP.)  
 Standby current:  
 3mA (TYP.)
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 44-pin 400 mil TSOP II  
 48-ball 6mmx8mm TFBGA

### GENERAL DESCRIPTION


The LY61L10248A is a 8M-bit high speed CMOS static random access memory organized as 1,024K words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L10248A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

### PRODUCT FAMILY

Product Family	Operating Temperature	V <sub>CC</sub> Range	Speed	Power Dissipation	
				Standby(I <sub>SB1</sub> , TYP.)	Operating(I <sub>CC1</sub> , TYP.)
LY61L10248A	0 ~ 70°C	3.0 ~ 3.6V	8/10ns	3mA	90/80mA
LY61L10248A(I)	-40 ~ 85°C	3.0 ~ 3.6V	8/10ns	3mA	90/80mA
LY61L10248A	0 ~ 70°C	2.7 ~ 3.6V	10ns	3mA	80mA
LY61L10248A(I)	-40 ~ 85°C	2.7 ~ 3.6V	10ns	3mA	80mA


### FUNCTIONAL BLOCK DIAGRAM




### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

### PIN CONFIGURATION



TSOP II



TFBGA (See through with Top View)



TFBGA (Top View)



#### ABSOLUTE MAXIMUM RATINGS\*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to V <sub>SS</sub>	V <sub>T2</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Operating Temperature	T <sub>A</sub>	0 to 70(C grade)	°C
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

#### TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	High-Z	I <sub>SB1</sub>
Output Disable	L	H	H	High-Z	I <sub>CC</sub>
Read	L	L	H	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	X	L	D <sub>IN</sub>	I <sub>CC</sub>

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.



#### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. <sup>4</sup>	MAX.	UNIT	
Supply Voltage	V <sub>CC</sub>		-8	3.0	3.3	3.6	V
			-10	2.7	3.3	3.6	V
Input High Voltage	V <sub>IH</sub> <sup>*1</sup>		2.2	-	V <sub>CC</sub> +0.3	V	
Input Low Voltage	V <sub>IL</sub> <sup>*2</sup>		-0.3	-	0.8	V	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>	-1	-	1	μA	
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> , Output Disabled	-1	-	1	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	2.4	-	-	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	-	-	0.4	V	
Average Operating Power supply Current	I <sub>CC</sub>	CE# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA; f=max	-8	-	110	140	mA
			-10	-	100	130	mA
	I <sub>CC1</sub>	CE# ≤ 0.2, other pin is at 0.2V or V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA; f=max	-8	-	90	120	mA
			-10	-	80	110	mA
Standby Power Supply Current	I <sub>SB</sub>	CE# ≥ V <sub>IH</sub> , other pin is at V <sub>IL</sub> or V <sub>IH</sub>	-	-	40	mA	
	I <sub>SB1</sub>	CE# ≥ V <sub>CC</sub> - 0.2V; other pin is at 0.2V or V <sub>CC</sub> -0.2V	-	3	25	mA	

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 2.0V for pulse width less than 6ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 2.0V for pulse width less than 6ns.
- Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- Typical values are included for reference only and are not guaranteed or tested.  
Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C

#### CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	-	8	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

#### AC TEST CONDITIONS

Speed	8/10ns
Input Pulse Levels	0.2V to V <sub>CC</sub> -0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -4mA/8mA



#### AC ELECTRICAL CHARACTERISTICS

##### (1) READ CYCLE

PARAMETER	SYM.	LY61L10248A-8		LY61L10248A-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	8	-	10	-	ns
Address Access Time	t <sub>AA</sub>	-	8	-	10	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	8	-	10	ns
Output Enable Access Time	t <sub>OE</sub>	-	4.5	-	4.5	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	2	-	2	-	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *	0	-	0	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	3	-	4	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> *	-	3	-	4	ns
Output Hold from Address Change	t <sub>OH</sub>	2	-	2	-	ns

##### (2) WRITE CYCLE


PARAMETER	SYM.	LY61L10248A-8		LY61L10248A-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t <sub>WC</sub>	8	-	10	-	ns
Address Valid to End of Write	t <sub>AW</sub>	6.5	-	8	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	6.5	-	8	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	6.5	-	8	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	5	-	6	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	ns
Output Active from End of Write	t <sub>OW</sub> *	2	-	2	-	ns
Write to Output in High-Z	t <sub>WHZ</sub> *	-	3	-	4	ns

\*These parameters are guaranteed by device characterization, but not production tested.




### TIMING WAVEFORMS

#### READ CYCLE 1 (Address Controlled) (1,2)



#### READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




#### Notes :


1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low.
3. Address must be valid prior to or coincident with CE# = low.; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .



#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



#### WRITE CYCLE 2 (CE# Controlled) (1,4,5)



#### Notes :

1. A write occurs during the overlap of a low CE#, low WE#.
2. During a WE# controlled write cycle with OE# low,  $t_{WP}$  must be greater than  $t_{WHZ} + t_{DW}$  to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5.  $t_{OW}$  and  $t_{WHZ}$  are specified with  $C_L = 5\text{pF}$ . Transition is measured  $\pm 500\text{mV}$  from steady state.






#### DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CE# ≥ V <sub>CC</sub> - 0.2V	1.5	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 1.5V, CE# ≥ V <sub>CC</sub> - 0.2V; Other pin is at 0.2V or V <sub>CC</sub> -0.2V	-	3	25	mA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *	-	-	ns

t<sub>RC</sub>\* = Read Cycle Time


#### DATA RETENTION WAVEFORM





**PACKAGE OUTLINE DIMENSION**



**44-pin 400mil TSOP II Package Outline Dimension**



SYMBOLS	DIMENSIONS IN MILLMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
c	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
e	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
y	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°



**48-ball 6mm × 8mm TFBGA Package Outline Dimension**



SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.40	—	—	0.055
A1	0.20	0.25	0.30	0.008	0.010	0.012
A2	—	—	1.05	—	—	0.041
b	0.30	0.35	0.40	0.012	0.014	0.016
D	7.95	8.00	8.05	0.313	0.315	0.317
D1	5.25 BSC			0.207 BSC		
E	5.95	6.00	6.05	0.234	0.236	0.238
E1	3.75 BSC			0.148 BSC		
SE	0.375 TYP			0.015 TYP		
SD	0.375 TYP			0.015 TYP		
$\phi$	0.75 BSC			0.030 BSC		

NOTE:  
 1. CONTROLLING DIMENSION : MILLIMETER.  
 2. REFERENCE DOCUMENT : JEDEC MO-207.



**ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Temperature Range(°C)	Packing Type	Lyontek Item No.
44-pin (400mil) TSOP II	8	0°C~70°C	Tray	LY61L10248AML-8
			Tape Reel	LY61L10248AML-8T
		-40°C~85°C	Tray	LY61L10248AML-8I
			Tape Reel	LY61L10248AML-8IT
	10	0°C~70°C	Tray	LY61L10248AML-10
			Tape Reel	LY61L10248AML-10T
		-40°C~85°C	Tray	LY61L10248AML-10I
			Tape Reel	LY61L10248AML-10IT



#### ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-ball (6mm x 8mm) TFBGA	8	0°C~70°C	Tray	LY61L10248AGL-8
			Tape Reel	LY61L10248AGL-8T
		-40°C~85°C	Tray	LY61L10248AGL-8I
			Tape Reel	LY61L10248AGL-8IT
	10	0°C~70°C	Tray	LY61L10248AGL-10
			Tape Reel	LY61L10248AGL-10T
		-40°C~85°C	Tray	LY61L10248AGL-10I
			Tape Reel	LY61L10248AGL-10IT



**Lyontek Inc.**

**LY61L10248A**

Rev. 1.5

**1M X 8 BIT HIGH SPEED CMOS SRAM**

---

THIS PAGE IS LEFT BLANK INTENTIONALLY.