

## LY61L10248A 1M x 8 bit high speed cmos sram

### **REVISION HISTORY**

<b>Revision</b>	Description	Issue Date
Rev. 1.0	Initial Issued	Feb.02.2012
Rev. 1.1	<ol> <li>"CE# ≥V<sub>CC</sub> - 0.2V" revised as "CE# ≤0.2" for TEST CONDITION of Average Operating Power supply Current I<sub>CC1</sub> on page 3</li> <li>Revised ORDERING INFORMATION Page11</li> </ol>	Jul.19. 2012
Rev. 1.2	<ol> <li>Revise "TEST CONDITION" for V<sub>OH</sub>, V<sub>OL</sub> on page 4 I<sub>OH</sub> = -8mA revised as -4mA I<sub>OL</sub> =4mA revised as 8mA</li> <li>Revise V<sub>IH</sub>(max) &amp; V<sub>IL</sub>(min) note on page 4 V<sub>IH</sub>(max) = V<sub>CC</sub> + 2.0V for pulse width less than 6ns. V<sub>IL</sub>(min) = V<sub>SS</sub> - 2.0V for pulse width less than 6ns.</li> </ol>	Jun.04.2013
Rev. 1.3	Revised the address pin sequence of TSOP II pin configuration on page 3 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.2)	Oct.30.2013
Rev. 1.4	Deleted -12ns Spec. Deleted <b>WRITE CYCLE</b> Notes : 1. WE#,CE# must be high during all address transitions. In page 6.	Dec.13.2016
Rev. 1.5	Revised <b>TIMING WAVEFORMS</b> of WRITE CYCLE in page 7	May.22.2020



## **FEATURES**

- Fast access time : 8/10ns
- Very low power consumption: Operating current: 90/80mA (TYP.)
   Standby current: 3mA (TYP.)
  - 3mA (TYP.)
- Single 3.3V power supply
   All insuits and outputs TTL comes
- All inputs and outputs TTL compatible
   Fully static exercise
- Fully static operation
   Tri state sutput
- Tri-state output

**PRODUCT FAMILY** 

- Data retention voltage : 1.5V (MIN.)
- Green package available
- Package : 44-pin 400 mil TSOP II 48-ball 6mmx8mm TFBGA


## **GENERAL DESCRIPTION**

The LY61L10248A is a 8M-bit high speed CMOS static random access memory organized as 1,024K words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L10248A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

Product	Operating	V <sub>cc</sub> Range	Spood	Power Dissipation		
Family	Temperature	VCC Nange	Speed	Standby(IsB1,TYP.)	Operating(Icc1,TYP.)	
LY61L10248A	0 ~ 70℃	3.0 ~ 3.6V	8/10ns	3mA	90/80mA	
LY61L10248A(I)	-40 ~ 85℃	3.0 ~ 3.6V	8/10ns	3mA	90/80mA	
LY61L10248A	0 ~ 70℃	2.7 ~ 3.6V	10ns	3mA	80mA	
LY61L10248A(I)	-40 ~ 85℃	2.7 ~ 3.6V	10ns	3mA	80mA	

### FUNCTIONAL BLOCK DIAGRAM




### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



## LY61L10248A 1M X 8 BIT HIGH SPEED CMOS SRAM

## PIN CONFIGURATION



TFBGA (See through with Top View)

TFBGA (Top View)



# LY61L10248A 1M x 8 bit high speed cmos sram

### **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to $V_{SS}$	V <sub>T2</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Operating Temperature	т.	0 to 70(C grade)	°C
Operating Temperature	Та	-40 to 85(I grade)	C
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

### TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	High-Z	I <sub>SB1</sub>
Output Disable	L	Н	Н	High-Z	lcc
Read	L	L	Н	Dout	lcc
Write	L	Х	L	Din	lcc

Note:  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.



LY61L10248A **1M X 8 BIT HIGH SPEED CMOS SRAM** 

Rev. 1.5

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	<b>TYP.</b> *4	MAX.	UNIT
Supply Voltage	Vcc		-8	3.0	3.3	3.6	V
Supply Voltage			-10	2.7	3.3	3.6	V
Input High Voltage	VIH <sup>*1</sup>			2.2	-	Vcc+0.3	V
Input Low Voltage	VIL <sup>*2</sup>			- 0.3	-	0.8	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	I <sub>ОН</sub> = -4mA		2.4	-	-	V
Output Low Voltage	Vol	IoL =8mA		-	-	0.4	V
	lcc C			-	110	140	mA
Average Operating		CE# = Vı∟ , I⊮o = 0mA ; f=max	-10	-	100	130	mA
Power supply Current	Icc1	CE# $\leq 0.2$ , other pip is at 0.2\/ or \/cc.0.2\/	-8	-	90	120	mA
	ICC1	other pin is at 0.2V or V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA ; f=max		-	80	110	mA
Standby Power	Isb	CE# $\geq$ V <sub>IH</sub> , other pin is at V <sub>IL</sub> or V <sub>IH</sub>		-	-	40	mA
Supply Current	I <sub>SB1</sub>	$\begin{array}{l} \mbox{CE\#} \geq V_{CC} \mbox{-} 0.2V \ ; \\ \mbox{other pin is at } 0.2V \mbox{ or } V_{CC} \mbox{-} 0.2V \end{array}$		-	3	25	mA

Notes:

1.  $V_{IH}(max) = V_{CC} + 2.0V$  for pulse width less than 6ns.

2.  $V_{IL}(min) = V_{SS} - 2.0V$  for pulse width less than 6ns.

3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.

4. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> =  $25^{\circ}$ C

### **CAPACITANCE** (T<sub>A</sub> = 25°C, f = 1.0MHz)

. MIN. MAX. UNIT	MIN.	SYMBOL	PARAMETER
- 8 pF	-	Cin	Input Capacitance
- 10 pF	-	Cı/o	Input/Output Capacitance
- 10	-		Input/Output Capacitance

se parameters are guaranteed by device characterization, but not production tested.

## **AC TEST CONDITIONS**

Speed	8/10ns
Input Pulse Levels	0.2V to V <sub>CC</sub> -0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	CL = 30pF + 1TTL, Iон/IоL = -4mA/8mA



# LY61L10248A 1M x 8 bit high speed cmos sram

## AC ELECTRICAL CHARACTERISTICS

#### (1) READ CYCLE

PARAMETER	SYM.	LY61L1	0248A-8	LY61L10	761L10248A-10	
FARAMETER	<b>3</b> T WI.	MIN.	MAX.	MIN.	MAX.	UNIT
Read Cycle Time	t <sub>RC</sub>	8	-	10	-	ns
Address Access Time	taa	-	8	-	10	ns
Chip Enable Access Time	<b>t</b> ACE	-	8	-	10	ns
Output Enable Access Time	toe	-	4.5	-	4.5	ns
Chip Enable to Output in Low-Z	tc∟z*	2	-	2	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	ns
Chip Disable to Output in High-Z	t <sub>снz</sub> *	-	3	-	4	ns
Output Disable to Output in High-Z	toнz*	-	3	-	4	ns
Output Hold from Address Change	tон	2	-	2	-	ns

#### (2) WRITE CYCLE

PARAMETER	SYM.	LY61L1	0248A-8	LY61L10248A-10		UNIT
FANAMETEN	511.	MIN.	MAX.	MIN.	MAX.	UNIT
Write Cycle Time	t <sub>wc</sub>	8	-	10	-	ns
Address Valid to End of Write	taw	6.5	-	8	-	ns
Chip Enable to End of Write	tcw	6.5	-	8	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	twp	6.5	-	8	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Data to Write Time Overlap	tow	5	-	6	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	ns
Output Active from End of Write	tow*	2	-	2	-	ns
Write to Output in High-Z	t <sub>WHZ</sub> *	-	3	-	4	ns

\*These parameters are guaranteed by device characterization, but not production tested.




# LY61L10248A 1M X 8 BIT HIGH SPEED CMOS SRAM


Rev. 1.5

### TIMING WAVEFORMS

#### **READ CYCLE 1** (Address Controlled) (1,2)



#### **READ CYCLE 2** (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low.

3.Address must be valid prior to or coincident with CE# = low,; otherwise  $t_{AA}$  is the limiting parameter.

 $4.t_{CLZ}$ ,  $t_{CHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state. 5.At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .


*Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E . Rd. II, Science-Based Industrial Park, Hsinchu County 300, Taiwan TEL: 886-3-6668838 FAX: 886-3-6668836




LY61L10248A 1M X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.5

#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



WRITE CYCLE 2 (CE# Controlled) (1,4,5)



Notes :

1.A write occurs during the overlap of a low CE#, low WE#.

2.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

3. During this period, I/O pins are in the output state, and input signals must not be applied.

4.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

5.tow and twHz are specified with  $C_L$  = 5pF. Transition is measured ±500mV from steady state.




# LY61L10248A 1M x 8 bit high speed cmos sram

## DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub> for Data Retention	Vdr	$CE\# \ge V_{CC}$ - 0.2V	1.5	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V, CE# $\geq$ V <sub>CC</sub> - 0.2V; Other pin is at 0.2V or V <sub>CC</sub> -0.2V	-	3	25	mA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC*</sub>	-	-	ns

 $t_{\text{RC}^*}$  = Read Cycle Time

## DATA RETENTION WAVEFORM






# LY61L10248A 1M x 8 bit high speed cmos sram

Rev. 1.5

### PACKAGE OUTLINE DIMENSION

#### 44-pin 400mil TSOP II Package Outline Dimension




SYMBOLS	DIMENSI	ONS IN MILL	METERS	DIMENSIONS IN MILS			
STIVIDOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	-	-	1.20	-	-	47.2	
A1	0.05	0.10	0.15	2.0	3.9	5.9	
A2	0.95	1.00	1.05	37.4	39.4	41.3	
b	0.30	-	0.45	11.8	-	17.7	
С	0.12	-	0.21	4.7	-	8.3	
D	18.212	18.415	18.618	717	725	733	
E	11.506	11.760	12.014	453	463	473	
E1	9.957	10.160	10.363	392	400	408	
е	-	0.800	-	-	31.5	-	
L	0.40	0.50	0.60	15.7	19.7	23.6	
ZD	-	0.805	-	-	31.7	-	
У	-	-	0.076	-	-	3	
θ	0°	3°	6°	0°	3°	6°	


*Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E . Rd. II, Science-Based Industrial Park, Hsinchu County 300, Taiwan TEL: 886-3-6668838 FAX: 886-3-6668836





# LY61L10248A 1M x 8 bit high speed cmos sram

### 48-ball 6mm × 8mm TFBGA Package Outline Dimension










SIDE VIEW





SYM.	DIMENSION (mm)			DIMENSION (inch)			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	—	—	1.40		—	0.055	
A1	0.20	0.25	0.30	0.008	0.010	0.012	
A2		—	1.05	_		0.041	
b	0.30	0.35	0.40	0.012	0.014	0.016	
D	7.95	8.00	8.05	0.313	0.315	0.317	
D1	5.25 BSC			0.207 BSC			
E	5.95	6.00	6.05	0.234	0.236	0.238	
E1	3.75 BSC			0.148 BSC			
SE	0.375 TYP			0.015 TYP			
SD	0.375 TYP			0.015 TYP			
е	0.75 BSC			0.030 BSC			



NOTE:

1. CONTROLLING DIMENSION : MILLIMETER.

2. REFERENCE DOCUMENT : JEDEC MO-207.

*Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E . Rd. II, Science-Based Industrial Park, Hsinchu County 300, Taiwan TEL: 886-3-6668838 FAX: 886-3-6668836



## LY61L10248A 1M x 8 bit high speed cmos sram

## **ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Temperature Range(℃)	Packing Type	Lyontek Item No.
44-pin (400mil)	10	0°C~70°C	Tray	LY61L10248AML-8
TSOP II			Tape Reel	LY61L10248AML-8T
		-40℃~85℃	Tray	LY61L10248AML-8I
			Tape Reel	LY61L10248AML-8IT
		0°C~70°C	Tray	LY61L10248AML-10
			Tape Reel	LY61L10248AML-10T
		-40°C~85°C	Tray	LY61L10248AML-10I
			Tape Reel	LY61L10248AML-10IT



## LY61L10248A 1M x 8 bit high speed cmos sram

## **ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Temperature Range(℃)	Packing Type	Lyontek Item No.
	(Speed)(IIS)	Trange( C)	1360	
48-ball	8	0℃~70℃	Tray	LY61L10248AGL-8
(6mm x 8mm) TFBGA			Tape Reel	LY61L10248AGL-8T
		-40°C~85°C	Tray	LY61L10248AGL-8I
			Tape Reel	LY61L10248AGL-8IT
	10	0℃~70℃	Tray	LY61L10248AGL-10
			Tape Reel	LY61L10248AGL-10T
		-40℃~85℃	Tray	LY61L10248AGL-10I
			Tape Reel	LY61L10248AGL-10IT



THIS PAGE IS LEFT BLANK INTENTIONALLY.