

## 128K X 8 BIT HIGH SPEED CMOS SRAM

## Rev. 1.7

## **REVISION HISTORY**

Revision	<u>Description</u>	Issue Date
Rev. 1.0	Initial Issue	Jul.25.2004
Rev. 1.1	Delete I <sub>CC1</sub> Spec.	Sep.21.2004
Rev. 1.2	Added I Grade Spec.	Apr.20.2009
	Revised TEST CONDITION of I <sub>CC</sub> /I <sub>SB1</sub> /I <sub>DR</sub>	
	Revised V <sub>TERM</sub> to V <sub>T1</sub> and V <sub>T2</sub>	
	Revised <b>FEATURES</b> & <b>ORDERING INFORMATION Lead</b>	
	free and green package available to Green package available	
	Deleted T <sub>SOLDER</sub> in <b>ABSOLUTE MAXIMUN RATINGS</b>	
	Added packing type in <b>ORDERING INFORMATION</b>	
Rev. 1.3	Adding PKG type : 32 TSOP II	Jan.05.2010
	Revised <b>PACKAGE OUTLINE DIMENSION</b> in page 8	
Rev. 1.4	Revised PACKAGE OUTLINE DIMENSION in page 8	May.07.2010
Rev. 1.5	Revised <b>ORDERING INFORMATION</b> in page 10	Aug.30.2010
Rev. 1.6	Deleted -8/15ns Spec.	Jan.18.2017
	Deleted Power Type in <b>ORDERING INFORMATION</b>	
	Deleted WRITE CYCLE Notes:	
	1. WE#,CE# must be high during all address transitions. In page 6	
Rev. 1.7	Deleted PKG type: 32 TSOP II	Oct.08.2019

## 128K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.7

### **FEATURES**

■ Fast access time : 10/12ns■ Low power consumption:

Operating current : 75/70mA (TYP.) Standby current : 0.6mA (TYP.)

■ Single 3.3V power supply

■ All inputs and outputs TTL compatible

Fully static operationTri-state output

■ Data retention voltage : 2.0V (MIN.)

Green package available

■ Package: 32-pin 8mm x 13.4mm sTSOP

#### **GENERAL DESCRIPTION**

The LY61L1288 is a 1,048,576-bit high speed CMOS static random access memory organized as 131,072 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY61L1288 is well designed for high speed system application. Easy expansion is provided by using an active LOW Chip Enable(CE#). The active LOW Write Enable(WE#) controls both writing and reading of the memory.

The LY61L1288 operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

### PRODUCT FAMILY

Product	Operating	\/ Banga	Cnood	Power Dissipation		
Family	Temperature	V <sub>CC</sub> Range	Speed	Standby(I <sub>SB1</sub> ,TYP.)	Operating(Icc,TYP.)	
LY61L1288	0 ~ 70℃	3.15 ~ 3.6V	10ns	0.6mA	75mA	
LY61L1288	0 ~ 70℃	3.0 ~ 3.6V	12ns	0.6mA	70mA	
LY61L1288(E)	-20 ~ 80°C	3.15 ~ 3.6V	10ns	0.6mA	75mA	
LY61L1288(E)	-20 ~ 80°C	3.0 ~ 3.6V	12ns	0.6mA	70mA	
LY61L1288(I)	-40 ~ 85°C	3.15 ~ 3.6V	10ns	0.6mA	75mA	
LY61L1288(I)	-40 ~ 85°C	3.0 ~ 3.6V	12ns	0.6mA	70mA	

## **FUNCTIONAL BLOCK DIAGRAM**



## **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground


TEL: 886-3-6668838 FAX: 886-3-6668836





Rev. 1.7

## **PIN CONFIGURATION**



## 128K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.7

## **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to V <sub>SS</sub>	$V_{T2}$	-0.5 to V <sub>CC</sub> +0.5	V
		0 to 70(C grade)	
Operating Temperature	T <sub>A</sub>	-20 to 80(E grade)	$^{\circ}$ C
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	$^{\circ}$ C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	l <sub>оит</sub>	50	mA

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

#### **TRUTH TABLE**

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	X	Х	High-Z	I <sub>SB</sub> ,I <sub>SB1</sub>
Output Disable	L	Н	Н	High-Z	Icc
Read	L	L	Н	D <sub>оит</sub>	Icc
Write	L	Х	L	DiN	Icc

Note:  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc		-10	3.15	3.3	3.6	V
Supply Vollage			-12	3.0	3.3	3.6	V
Input High Voltage	V <sub>IH</sub> *1			2.0	-	Vcc+0.5	V
Input Low Voltage	V <sub>IL</sub> *2			- 0.3	-	0.8	V
Input Leakage Current	ILI	$V_{\text{CC}} \ge V_{\text{IN}} \ge V_{\text{SS}}$		- 1	-	1	μA
Output Leakage	ILO	$V_CC \geqq V_OUT \geqq V_SS,$		- 1		1	
Current	ILO	Output Disabled		- 1	-	ı	μA
Output High Voltage	Vон	$I_{OH} = -4mA$		2.4	-	-	V
Output Low Voltage	Vol	I <sub>OL</sub> = 8mA		ı	ı	0.4	V
Average Operating		Cycle time = MIN. CE# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA	-10	-	75	120	mA
Power supply Current	icc		-12	-	70	100	mA
Standby Power	IsB	CE# = V <sub>IH</sub> , others at V <sub>IH</sub> or V	VıL	-	3	10	mA
Supply Current		CE# $\geq$ V <sub>CC</sub> - 0.2V, Other pins at 0.2V or V <sub>CC</sub> -0	.2V	-	0.6	3 *5	mA

#### Notes:

- 1.  $V_{IH}(max) = V_{CC} + 3.0V$  for pulse width less than 10ns.
- 2.  $V_{IL}(min) = Vss 3.0V$  for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at Vcc = Vcc(TYP.) and T<sub>A</sub> = 25°C
- 5. 1mA for special request

128K X 8 BIT HIGH SPEED CMOS SRAM

#### Rev. 1.7

## CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	Ci/o	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

## **AC TEST CONDITIONS**

Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$ , $I_{OH}/I_{OL} = -4mA/8mA$

## **AC ELECTRICAL CHARACTERISTICS**

#### (1) READ CYCLE

PARAMETER	SYM.	LY61L1288-10		LY61L1288-12		UNIT
PANAMETER	STIVI.	MIN.	MAX.	MIN.	MAX.	ONII
Read Cycle Time	$t_{RC}$	10	-	12	-	ns
Address Access Time	taa	-	10	-	12	ns
Chip Enable Access Time	<b>t</b> ACE	-	10	-	12	ns
Output Enable Access Time	toe	-	5	-	6	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	2	-	3	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	5	-	6	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> *	-	5	-	6	ns
Output Hold from Address Change	tон	3	-	3	-	ns

## (2) WRITE CYCLE


PARAMETER	SYM.	LY61L1288-10		LY61L1288-12		UNIT
PARAWETER	STIVI.	MIN.	MAX.	MIN.	MAX.	UNII
Write Cycle Time	twc	10	-	12	-	ns
Address Valid to End of Write	t <sub>AW</sub>	8	-	10	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	8	-	10	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	8	-	9	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Data to Write Time Overlap	$t_{\sf DW}$	6	-	7	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	ns
Output Active from End of Write	t <sub>OW</sub> *	2	-	3	-	ns
Write to Output in High-Z	twnz*	-	6	-	7	ns

<sup>\*</sup>These parameters are guaranteed by device characterization, but not production tested.




## **TIMING WAVEFORMS**

#### **READ CYCLE 1** (Address Controlled) (1,2)



#### **READ CYCLE 2** (CE# and OE# Controlled) (1,3,4,5)




#### Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low.
- 3.Address must be valid prior to or coincident with CE# = low; otherwise tAA is the limiting parameter.
- $4.t_{CLZ}$ ,  $t_{ChZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500$ mV from steady state.
- 5.At any given temperature and voltage condition, t<sub>CHZ</sub> is less than t<sub>CLZ</sub>, t<sub>OHZ</sub> is less than t<sub>OLZ</sub>.



#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



#### WRITE CYCLE 2 (CE# Controlled) (1,4,5)



#### Notes :

- 1.A write occurs during the overlap of a low CE#, low WE#.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twhz + tow to allow the drivers to turn off and data to be placed on the bus.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- $5.t_{\text{OW}}$  and  $t_{\text{WHZ}}$  are specified with  $C_{\text{L}}$  = 5pF. Transition is measured  $\pm 500 \text{mV}$  from steady state.



128K X 8 BIT HIGH SPEED CMOS SRAM


#### Rev. 1.7

## **DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub> for Data Retention	$V_{DR}$	$CE\# \ge V_{CC} - 0.2V$	2.0	-	3.6	V
Data Retention Current	I <sub>DR</sub>	$V_{CC}$ = 2.0V, CE# $\geq$ $V_{CC}$ - 0.2V Others at 0.2V or $V_{CC}$ - 0.2V	-	0.4	2	mA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC*</sub>	-	-	ns

 $t_{\text{RC}^*}$  = Read Cycle Time

## **DATA RETENTION WAVEFORM**








## PACKAGE OUTLINE DIMENSION

## 32-pin 8mm x 13.4mm sTSOP Package Outline Dimension

Lyontek Inc.



SYM. UNIT	INCH(BASE)	MM(REF)
Α	0.049 (MAX)	1.25 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.009 ±0.002	0.22 ±0.05
С	0.006 ±0.002	0.155 ±0.055
D	0.465 ±0.008	11.80 ±0.20
Е	0.315 ±0.008	8.00 ±0.20
е	0.020 (TYP)	0.50 (TYP)
HD	0.528±0.008	13.40 ±0.20.
L	0.02 ±0.008	0.50 ±0.20
L1	0.031 ±0.005	0.8 ±0.125
у	0.003 (MAX)	0.076 (MAX)
Θ	0°∼5°	0°∼5°



## 128K X 8 BIT HIGH SPEED CMOS SRAM

## Rev. 1.7

## **ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Temperature Range(℃)	Packing Type	Lyontek Item No.
32-pin	10	0°C ~70°C	Tray	LY61L1288RL-10
(8mm x 13.4mm) sTSOP			Tape Reel	LY61L1288RL-10T
		-20℃~80℃	Tray	LY61L1288RL-10E
			Tape Reel	LY61L1288RL-10ET
		-40°C ~85°C	Tray	LY61L1288RL-10I
			Tape Reel	LY61L1288RL-10IT
		0℃~70℃	Tray	LY61L1288RL-12
			Tape Reel	LY61L1288RL-12T
		-20℃~80℃	Tray	LY61L1288RL-12E
			Tape Reel	LY61L1288RL-12ET
		-40°C ~85°C	Tray	LY61L1288RL-12I
			Tape Reel	LY61L1288RL-12IT



128K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.7

THIS PAGE IS LEFT BLANK INTENTIONALLY.