

LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

<u>Revision</u> Rev. 1.0	Description Initial Issue	<u>Issue Date</u> Sep.5.2006
Rev. 1.1	Revised PACKAGE OUTLINE DIMENSION (TSOP II)	Apr.12.2007
Rev. 2.0	Revised Icc and IsB1	Jun.23.2007
	Revised TEST CONDITION of IsB1/IDR	
	Added E and I grade	
	Revised ABSOLUTE MAXIMUN RATINGS	
Rev. 2.1	Adding PKG type : 36-ball 6mm x 8mm TFBGA	Mar.31.2008
Rev. 2.2		Apr 17 2000
Rev. 2.2	Revised FEATURES & ORDERING INFORMATION Lead free and	Apr.17.2009
	green package available to Green package available	
	Deleted T _{SOLDER} in ABSOLUTE MAXIMUN RATINGS	
Rev. 2.3	Added packing type in ORDERING INFORMATION	May 7 2010
	Revised PACKAGE OUTLINE DIMENSION in page 9/10/12	May.7.2010
Rev. 2.4	Revised ORDERING INFORMATION in page 14/15/16/17/18/19	Aug.30.2010
Rev. 2.5	Correct ORDERING INFORMATION Typo.	May.20.2015
Rev. 2.6	Added "*Not recommended for new design." in ORDERING INFORMATION .	Dec.27.2016
	Revised IsB1 & Icc	
	Revised IDR in DATA RETENTION CHARACTERISTICS	
	Deleted -15/25ns Spec.	
	Deleted E grade	
	Deleted PKG type : 32-pin TSOP I & 32-pin sTSOP & 36-ball TFBGA Deleted WRITE CYCLE Notes :	
	1. WE#,CE# must be high during all address transitions. In page 8.	
Rev. 2.7	Deleted -10/12ns Spec.	Apr.19.2017
	·	-



FEATURES

- Fast access time : 20ns
- Very low power consumption: Operating current (Normal version): 50mA (TYP.)
 Standby current: 0.5mA (TYP. for 20ns)
 20µA (TYP. for LL version)
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- Green package available
- Package : 44-pin 400 mil TSOP II

GENERAL DESCRIPTION

The LY61L5128 is a 4,194,304-bit low power CMOS static random access memory organized as 524,288 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L5128 is well designed for very low power system applications, and particularly well suited for battery back-up nonvolatile memory application.


The LY61L5128 operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	V _{cc} Range	Spood	Power Dissipation		
Family	Temperature	VCC Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(Icc,TYP.)	
LY61L5128	0 ~ 70°C	3.0 ~ 3.6V	20ns	0.5mA	50mA	
LY61L5128(I)	-40 ~ 85° ℃	3.0 ~ 3.6V	20ns	0.5mA	50mA	
LY61L5128(LL)	0 ~ 70°C	3.0 ~ 3.6V	20ns	20µA	50mA	
LY61L5128(LLI)	-40 ~ 85℃	3.0 ~ 3.6V	20ns	20µA	50mA	



FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A18	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection



LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION



TSOP II

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT	
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V	
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V	
Operating Temperature	т.	0 to 70(C grade)	°C	
Operating Temperature	T _A	-40 to 85(I grade)	C	
Storage Temperature	Tstg	-65 to 150	°C	
Power Dissipation	PD	1	W	
DC Output Current	I _{OUT}	50	mA	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	High-Z	I _{SB1}
Output Disable	L	Н	Н	High-Z	lcc
Read	L	L	Н	Dout	lcc
Write	L	Х	L	DIN	lcc

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc			3.0	3.3	3.6	V
Input High Voltage	VIH ^{*1}			2.2	-	Vcc+0.3	V
Input Low Voltage	VIL ^{*2}			- 0.3	-	0.6	V
Input Leakage Current	Iц	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	Ilo	V _{CC} ≧ V _{OUT} ≧ V _{SS} , Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	I _{ОН} = -4mA		2.4	-	-	V
Output Low Voltage	Vol	Iol = 8mA		-	-	0.4	V
Average Operating Power supply Current	lcc	Cycle time = MIN. CE# = V _{IL} , $I_{I/O}$ = 0mA, others at V _{IH} or V _{IL}		-	50	80	mA
Standby Power	les :	$CE# \ge V_{CC} - 0.2V$,	20	-	0.5	5* ⁵	mA
Supply Current	ISB1	others at 0.2V or V_{CC} - 0.2V	20LL	-	20	100* ⁶	μA

Notes:

1. $V_{IH}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.

2. $V_{IL}(min) = V_{SS}$ - 3.0V for pulse width less than 10ns.

3. Over/Undershoot specifications are characterized, not 100% tested.

4. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at V_{CC} = V_{CC}(TYP.) and $T_A = 25^{\circ}C$

5. 1mA for special request 6. 50μ A for special request

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	CIN	-	8	pF
Input/Output Capacitance	Cı/o	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL, I_{OH}/I_{OL} = -8mA/16mA$



LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	LY61L5	UNIT	
FARAWETER	3 T WI.	MIN.	MAX.	
Read Cycle Time	trc	20	-	ns
Address Access Time	t AA	-	20	ns
Chip Enable Access Time	t ACE	-	20	ns
Output Enable Access Time	t OE	-	8	ns
Chip Enable to Output in Low-Z	tc∟z*	4	-	ns
Output Enable to Output in Low-Z	to∟z*	0	-	ns
Chip Disable to Output in High-Z	tснz*	-	8	ns
Output Disable to Output in High-Z	tонz*	-	8	ns
Output Hold from Address Change	tон	3	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY61L5	UNIT	
FARAMETER	511.	MIN.	MAX.	
Write Cycle Time	twc	20	-	ns
Address Valid to End of Write	taw	16	-	ns
Chip Enable to End of Write	tcw	16	-	ns
Address Set-up Time	tas	0	-	ns
Write Pulse Width	twp	11	-	ns
Write Recovery Time	t wR	0	-	ns
Data to Write Time Overlap	tow	9	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	tow*	5	-	ns
Write to Output in High-Z	twnz*	-	9	ns

*These parameters are guaranteed by device characterization, but not production tested.




LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM


Rev. 2.7

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low.

3.Address must be valid prior to or coincident with CE# = low,; otherwise t_{AA} is the limiting parameter.

4.tcLz, toLz, tcHz and toHz are specified with C_L = 5pF. Transition is measured ±500mV from steady state.


5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ} .




LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 2.7

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



WRITE CYCLE 2 (CE# Controlled) (1,4,5)



Notes :

1.A write occurs during the overlap of a low CE#, low WE#.

2. During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.tow and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.




LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	Vdr	$CE# \ge V_{CC} - 0.2V$		2.0	-	3.6	V
Data Retention Current			20	-	0.5	1	mA
	IDR	Others at 0.2V or V _{CC} - 0.2V	20LL	-	10	50	μA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R			t _{RC*}	-	-	ns

 $t_{\text{RC}^{\star}} = \text{Read Cycle Time}$

DATA RETENTION WAVEFORM






LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 2.7

PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP II Package Outline Dimension



SYMBOLS	DIMENSI	ONS IN MILL	METERS	DIM	ENSIONS IN I	MILS
STWIDOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
С	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
е	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
У	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°



LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(℃)	Туре	
44-pin (400mil)	20	Normal Power	0°C ~70°C	Tray	LY61L5128ML-20
TSOP II				Tape Reel	LY61L5128ML-20T
			-40°C∼85° C	Tray	LY61L5128ML-20I
				Tape Reel	LY61L5128ML-20IT
	20	Ultra	0°C ~70°C	Tray	LY61L5128ML-20LL
		Low Power		Tape Reel	LY61L5128ML-20LLT
			-40°C∼85° C	Tray	LY61L5128ML-20LLI
				Tape Reel	LY61L5128ML-20LLIT



LY61L5128 512K X 8 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.