

Rev. 1.2

LY65256 32K X 8 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

Revision	Description
Rev. 1.0	Initial Issue
Rev. 1.1	Delete E-grade
Rev. 1.2	Removed Package Type : SOJ

Issue Date

Aug.27.2010 Apr.06. 2012 Apr.08. 2019



Rev. 1.2

LY65256 32k x 8 bit high speed cmos sram

FEATURES

- Fast access time : 20ns
- Low power consumption: Operating current : 30mA (TYP.) Standby current : 2µA (TYP.)
- Single 5V power supply
- All inputs and outputs TTL compatible
- Fully static operation

PRODUCT FAMILY

- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- Green package available
- Package : 28-pin 8mm x 13.4mm sTSOP

GENERAL DESCRIPTION


The LY65256 is a 262,144-bit high speed CMOS static random access memory organized as 32,768 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY65256 is well designed for high speed system application. Easy expansion is provided by using an active LOW Chip Enable(CE#). The active LOW Write Enable(WE#) controls both writing and reading of the memory.

The LY65256 operates from a single power supply of 5V and all inputs and outputs are fully TTL compatible

Product	Operating	Vec Pango	Speed	Power Dissipation Standby(Isв1,TYP.) Operating(Icc,T	
Family	Temperature	Vcc Range	Speed		
LY65256(LL)	0 ~ 70°C	4.5 ~ 5.5V	20ns	2μΑ	30mA
LY65256(LLI)	-40 ~ 85° ℃	4.5 ~ 5.5V	20ns	2μΑ	30mA

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A14	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground


Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.2

LY65256 32K X 8 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION



ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	Vt2	-0.5 to Vcc+0.5	V
Operating Temperature	т.	0 to 70(C grade)	°C
Operating Temperature	Та	-40 to 85(I grade)	
Storage Temperature	Тѕтс	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	Ιουτ	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	High-Z	ISB,ISB1
Output Disable	L	Н	Н	High-Z	lcc
Read	L	L	Н	Dout	lcc
Write	L	Х	L	Din	lcc

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



LY65256 32k x 8 bit high speed cmos sram

Rev. 1.2

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc		4.5	5.0	5.5	V
Input High Voltage	VIH ^{*1}		2.4	-	Vcc+0.5	V
Input Low Voltage	VIL ^{*2}		- 0.5	-	0.8	V
Input Leakage Current	lu	$Vcc \ge Vin \ge Vss$	- 1	-	1	μA
Output Leakage Current	Ilo	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled	- 1	-	1	μA
Output High Voltage	Vон	Iон = -4mA	2.4	-	-	V
Output Low Voltage	Vol	IoL = 8mA	-	-	0.4	V
Average Operating Power supply Current	lcc	Cycle time = Min. CE# = ViL , Ii/O = 0mA Others at ViL or ViH	-	30	55	mA
Standby Power	Isb	CE# = V _{IH} Others at V _{IL} or V _{IH}	-	1	5	mA
Supply Current	ISB1	CE# \geq V _{CC} -0.2V Others at 0.2V or V _{CC} -0.2V	-	2	50	μA

Notes:

1. $V_{H}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.

2. VIL(min) = Vss - 3.0V for pulse width less than 10ns.

3. Over/Undershoot specifications are characterized, not 100% tested.

4. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25° C

CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	CIN	-	6	pF
Input/Output Capacitance	Cı/o	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	Сь = 30pF + 1TTL, Іон/Іоь = -4mA/8mA



Rev. 1.2

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	LY652	256-20	UNIT
		MIN.	MAX.	
Read Cycle Time	trc	20	-	ns
Address Access Time	taa	-	20	ns
Chip Enable Access Time	t ACE	-	20	ns
Output Enable Access Time	toe	-	8	ns
Chip Enable to Output in Low-Z	tc∟z*	4	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	ns
Chip Disable to Output in High-Z	tcнz*	-	8	ns
Output Disable to Output in High-Z	tонz*	-	8	ns
Output Hold from Address Change	tон	3	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY652	LY65256-20		
		MIN.	MAX.		
Write Cycle Time	twc	20	-	ns	
Address Valid to End of Write	taw	16	-	ns	
Chip Enable to End of Write	tcw	16	-	ns	
Address Set-up Time	tas	0	-	ns	
Write Pulse Width	twp	11	-	ns	
Write Recovery Time	twr	0	-	ns	
Data to Write Time Overlap	tow	9	-	ns	
Data Hold from End of Write Time	tон	0	-	ns	
Output Active from End of Write	tow*	5	-	ns	
Write to Output in High-Z	twнz*	-	9	ns	


*These parameters are guaranteed by device characterization, but not production tested.




Rev. 1.2

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low.

3.Address must be valid prior to or coincident with CE# = low;; otherwise tAA is the limiting parameter.

4.tclz, tolz, tcHz and toHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.


5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ} .



Rev. 1.2

Dout

Din



4

High-Z


tow -

Data Valid

tdh -

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)





Notes :

2.A write occurs during the overlap of a low CE#, low WE#.

3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

4. During this period, I/O pins are in the output state, and input signals must not be applied.

5.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

6.tow and twHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.

^{1.}WE#, CE# must be high during all address transitions.




Rev. 1.2

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	Vdr	$CE# \ge V_{CC} - 0.2V$	2.0	-	5.5	V
Data Retention Current		$\begin{array}{l} V_{CC} = 2.0V \\ CE \# \geqq V_{CC} \text{-} 0.2V \\ Others \ at \ 0.2V \ or \ V_{CC} \text{-} 0.2V \end{array}$	-	0.5	30	μA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	tR		trc∗	-	-	ns

tRC* = Read Cycle Time

DATA RETENTION WAVEFORM






Rev. 1.2

PACKAGE OUTLINE DIMENSION

28 pin 8x13.4mm sTSOP Package Outline Dimension



A2	0.91	1.00	1.05	0.036	0.039	0.041
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.07	0.15	0.23	0.003	0.006	0.009
HD	13.20	13.40	13.60	0.520	0.528	0.535
D	11.60	11.80	12.00	0.457	0.465	0.472
E	7.80	8.00	8.20	0.307	0.315	0.323
е	-	0.55	-	-	0.0216	-
L	0.30	0.50	0.70	0.012	0.020	0.028
L1	0.675	-	-	0.027	-	-
Y	0.00	-	0.076	0.000	-	0.003
θ	0°	3°	5°	0°	3°	5°
Υ Θ						

Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.2

ORDERING INFORMATION

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(℃)	Туре	
32Pin	20	Ultra Low Power	0°C~70°C	Tray	LY65256RL-20LL
(8mmx13.4mm) sTSOP				Tape Reel	LY65256RL-20LLT
SISOP			-40°C~85°C	Tray	LY65256RL-20LLI
				Tape Reel	LY65256RL-20LLIT



THIS PAGE IS LEFT BLANK INTENTIONALLY.