

Rev. 1.3

16M Bits (2Mx8 / 1Mx16 Switchable) LOW POWER CMOS SRAM

REVISION HISTORY

Revision	<u>Description</u>	Issue Date
Rev. 0.1	Initial Issue	Aug.20.2008
Rev. 0.2	Revised FEATURES & ORDERING INFORMATION Lead free and	May.20.2009
	green package available to Green package available	
	Added packing type in ORDERING INFORMATION	
	Deleted Tsolder in ABSOLUTE MAXIMUN RATINGS	
Rev. 0.3	Revised ORDERING INFORMATION in page 11	Aug.30.2010
Rev. 1.0	Correct typo error on the column "UB#", "LB#" of truth table	Jul.08.2013
	for row "Byte Read" "Byte Write" and "Output Disable" at	
Rev. 1.1	page 4: "X" revised to be "L" Deleted WRITE CYCLE Notes:	Jun.29.2016
11.6v. 1.1	1.WE#,CE#, LB#, UB# must be high or CE2 must be low during all address transitions. in page 8	Juli.29.2010
	Deleted E grade in ABSOLUTE MAXIMUN RATINGS	
	Revised ORDERING INFORMATION in page 11	
Rev. 1.2	Added Power Type in ORDERING INFORMATION	Dec.06.2016
	Revised PIN DESCRIPTION in page 2	
	Revised Head Title as "16M Bits (2Mx8 / 1Mx16 Switchable) LOW	
	POWER CMOS SRAM"	
Rev. 1.3	Added TRUTH TABLE Notes:	May.22.2017
	2. The BYTE# pin has to be tied to V_{CC} to use the device as a 1M x 16 SRAM, and to be tied to V_{SS} as	3
	a 2M x 8 SRAM. In the 2M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to V_{SS} ,	
	while DQ8 to DQ14 pins are not used.	



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

FEATURES

Fast access time: 55/70nsLow power consumption:

Operating current : 45/30mA (TYP.) Standby current : 10μA (TYP.) LL-version

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control:

(i) BYTE# fixed to Vcc LB# controlled DQ0 ~ DQ7 UB# controlled DQ8 ~ DQ15

(ii) BYTE# fixed to Vss

DQ15 used as address pin, while DQ8~DQ14 pins not used

■ Data retention voltage: 1.2V (MIN.)

■ Green package available

■ Package : 48-pin 12mm x 20mm TSOP I

GENERAL DESCRIPTION

The LY62L102616 is a 16,777,216-bit low power CMOS static random access memory organized as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY62L102616 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY62L102616 operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY


Product	Operating	Vas Bongo	Speed	Power Dissipation			
Family	Temperature	Vcc Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)		
LY62L102616	0 ~ 70℃	2.7 ~ 3.6V	55/70ns	10μA(LL)	45/30mA		
LY62L102616(I)	-40 ~ 85°C	2.7 ~ 3.6V	55/70ns	10μA(LL)	45/30mA		



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs(word mode)
A-1 - A19	Address Inputs(byte mode)
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
Vcc	Power Supply
Vss	Ground
NC	No Connection

PIN CONFIGURATION



TSOP I

FAX: 886-3-6668836



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to V _{CC} +0.5	V
On a ratio a Tanana rationa	т	0 to 70(C grade)	°C
Operating Temperature	T_A	-40 to 85(I grade)	
Storage Temperature	Tstg	-65 to 150	$^{\circ}\!\mathbb{C}$
Power Dissipation	P _D	1	W
DC Output Current	Іоит	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	BYTE#	OE#	WE#	LB#	S# UB# I/O OPERAT		I/O OPERATION		SUPPLY
MODE	OL#	OLZ	DIIL#	OL#	**L#	LD#	00#	DQ0-DQ7	DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Χ	Χ	Х	High-Z	High-Z	High-Z	
Standby	Χ	L	X	Х	Χ	X	Х	High-Z	High-Z	High-Z	I_{SB},I_{SB1}
	Χ	Χ	Н	Χ	Χ	Н	Н	High-Z	High-Z	High-Z	
Output	L	Н	Н	Н	Н	L	Х	High-Z	High-Z	High-Z	
Disable	L	Н	Н	Н	Н	Χ	L	High-Z	High-Z	High-Z	lcc,lcc1
Disable	L	Н	L	Н	Н	L	L	High-Z	High-Z	A-1	
	L	Н	Н	L	Н	L	Н	D _{оит}	High-Z	High-Z	
Read	L	Н	Н	L	Н	Н	L	High-Z	Dout	Dout	lcc,lcc1
	L	Н	Н	L	Н	L	L	Dout	Dout	Dout	
	L	Н	Н	Х	L	L	Н	Din	High-Z	High-Z	
Write	L	Н	Н	Х	L	Н	L	High-Z	Din	D_IN	lcc,lcc1
	L	Н	Н	Χ	L	L	L	DIN	Din	D_{IN}	
Byte# Read	L	Н	L	L	Н	L	L	D _{оит}	High-Z	A-1	lcc,lcc1
Byte # Write	L	Н	L	Х	L	L	L	Din	High-Z	A-1	lcc,lcc1

^{1.} $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

^{2.} The BYTE# pin has to be tied to V_{CC} to use the device as a 1M x 16 SRAM, and to be tied to V_{SS} as a 2M x 8 SRAM. In the 2M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to Vss, while DQ8 to DQ14 pins are not used.



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1			2.2	-	Vcc+0.3	V
Input Low Voltage	V _{IL} *2			- 0.2		0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μΑ
Output Leakage Current	ILO	Vcc≧ Vouт≧ Vss Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Iон = -1mA		2.2	2.7	-	V
Output Low Voltage	Vol	I _{OL} = 2mA		-	-	0.4	V
	Icc	Cycle time = MIN. CE# = V _{IL} and CE2 = V _{IH}	- 55	-	45	60	mA
Average Operating	icc	I _{I/O} = 0mA Other pins at V _I L or V _I H	- 70	-	30	45	mA
Power supply Current	Icc ₁	Cycle time = 1µs CE#≦ 0.2V and CE2≧ Vcc-0.2V I _{VO} = 0mA Other pins at 0.2V or Vcc-0.2V		-	8	16	mA
Standby Power Supply Current	I _{SB}	CE# = V _{IH} or CE2 = V _{IL} Other pins at V _{IL} or V _{IH}		-	0.3	2	mA
	I _{SB1}	$ \begin{array}{l} \text{CE\#} \geq \text{V}_{\text{CC}}\text{-}0.2\text{V or CE2} \!\!\! \leq \!\!\! 0.2\text{V} \\ \text{Other pins at 0.2V or V}_{\text{CC}}\text{-}0.2\text{V} \\ \hline \text{LLI} \\ \end{array} $		-	10	60	μA
Nata				-	10	100	μA

- 1. $V_{IH}(max) = V_{CC} + 2.0V$ for pulse width less than 6ns.
- 2. $V_{IL}(min) = V_{SS} 2.0V$ for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at $V_{CC} = V_{CC}(TYP.)$ and $T_A = 25^{\circ}C$



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0MHz)$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	LY62L10	02616-55	LY62L10	2616-70	UNIT
PARAIVIETER	STIVI.	MIN.	MAX.	MIN.	MAX.	UNIT
Read Cycle Time	t _{RC}	55	-	70	-	ns
Address Access Time	t _{AA}	-	55	-	70	ns
Chip Enable Access Time	t _{ACE}	-	55	-	70	ns
Output Enable Access Time	toe	-	30	-	35	ns
Chip Enable to Output in Low-Z	tcLz*	10	-	10	-	ns
Output Enable to Output in Low-Z	toLz*	5	-	5	-	ns
Chip Disable to Output in High-Z	tcHz*	-	20	-	25	ns
Output Disable to Output in High-Z	tonz*	-	20	-	25	ns
Output Hold from Address Change	tон	10	-	10	-	ns
LB#, UB# Access Time	t _{BA}	-	55	-	70	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	25	-	30	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	10	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY62L10	02616-55	LY62L10	2616-70	UNIT
PARAIVIETER	STIVI.	MIN.	MAX.	MIN.	MAX.	UNIT
Write Cycle Time	twc	55	-	70	-	ns
Address Valid to End of Write	t _{AW}	50	-	60	-	ns
Chip Enable to End of Write	tcw	50	-	60	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Write Pulse Width	twp	45	-	55	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	25	-	30	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	ns
Output Active from End of Write	tow*	5	-	5	-	ns
Write to Output in High-Z	twnz*	-	20	-	25	ns
LB#, UB# Valid to End of Write	t _{BW}	45	-	60	-	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.

FAX: 886-3-6668836




Rev. 1.3


16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
- $5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} \ , t_{BHZ} is less than t_{BLZ}, t_{OHZ} is less than t_{OLZ}.$


TEL: 886-3-6668838 FAX: 886-3-6668836




Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)




TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- $5.t_{\text{OW}}$ and t_{WHZ} are specified with C_L = 5pF. Transition is measured $\pm 500 \text{mV}$ from steady state.



Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM


DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	CE#≧ V _{CC} - 0.2V or CE2≦ 0.2V		1.2	-	3.6	V
Data Retention Current		$V_{CC} = 1.2V$ $CE\# \ge V_{CC}-0.2V$ or $CE2 \le 0.2V$	LL	ı	4	50	μA
Data Retention Current		other pins at 0.2V or Vcc-0.2V	LLI	ı	4	80	μΑ
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)		0	-	1	ns
Recovery Time	t _R			t _{RC*}	ı	-	ns


 t_{RC^*} = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)



FAX: 886-3-6668836




Rev. 1.3

16M Bits (2Mx8/1Mx16 Switchable) LOW POWER CMOS SRAM

PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

MANAGED AND DIRECTORDED SHOWING IN HIM?								
SYMBOLS	MIN.	NOM.	MAX					
A	ı	1	1.20					
A1	0.05	ı	0.15					
2	0.95	1.00	1.05					
Ф	0.17	0.22	0.27					
O	0.10	_	0.21					
	19.80	20.00	20.20					
1	18.30	18.40	18.50					
E	11.90	12.00	12.10					
₽	-	0.50 BASI	С					
┙	0.50	0.60	0.70					
L1	ı	ი.გი	ı					
Y	_	_	0.10					
θ	Ġ	_	5					
	SYMBOLS A A1 A2 b c D D L L Y	SYMBOLS MIN. A - A1 0.05 A2 0.95 b 0.17 c 0.10 D 19.80 D1 18.30 E 11.90 E 0.50 L1 - Y -	SYMBOLS MIN. NOM. A - - A1 0.05 - A2 0.95 1.00 b 0.17 0.22 c 0.10 - D 19.80 20.00 01 18.30 18.40 E 11.90 12.00 © 0.50 BASI L 0.50 0.60 L1 - 0.80 Y - -					

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
- 2.PROFILE TOLERANCE ZONES FOR D1 AND E DD NATI INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.3

16M Bits (2Mx8 / 1Mx16 Switchable) LOW POWER CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°ℂ)	Packing Type	Lyontek Item No.
48-pin (12mm x 20mm) TSOP I	, , ,, ,	Ultra	0°C~70°C	Tray	LY62L102616LL-55LL
		Low Power		Tape Reel	LY62L102616LL-55LLT
			-40°C ~85°C	Tray	LY62L102616LL-55LLI
				Tape Reel	LY62L102616LL-55LLIT
	70	Ultra	0°C~70°C	Tray	LY62L102616LL-70LL
		Low Power		Tape Reel	LY62L102616LL-70LLT
			-40°C~85°C	Tray	LY62L102616LL-70LLI
				Tape Reel	LY62L102616LL-70LLIT



Rev. 1.3

16M Bits (2Mx8 / 1Mx16 Switchable) LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.