

32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

REVISION HISTORY

Rev. 1.0

Revision **Description Issue Date** Rev. 1.0 Initial Issue Oct.11.2023



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM
With Error-Correcting Code (ECC)

Rev. 1.0

FEATURES

Fast access time : 55nsLow power consumption:

Operating current : 12mA (TYP.)

Standby current : 12µA(TYP.)

■ Single 2.7V ~ 3.6V power supply

ECC: 1-bit error correction per byteAll inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control:

(i) BYTE# fixed to Vcc

DQ0 ~ DQ7 controlled by LB#, DQ8 ~ DQ15 controlled by UB#.

(ii) BYTE# fixed to Vss

DQ15 used as address pin, while DQ8~DQ14 pins not used.

■ Data retention voltage : 1.5V (MIN.)

■ Green package available

■ Package: 48-pin 12mm x 20mm TSOP

GENERAL DESCRIPTION

The LY69L205016A is a 33,554,432-bit low power CMOS static random access memory organized as 2,097,152 words by 16 bits or 4,194,304 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY69L205016A embeds error-correcting code (ECC) which can correct single-bit error per byte. It is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY69L205016A operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible.

PRODUCT FAMILY


Product	Operating	Ves Bango	Spood	Power Dissipation			
Family	Temperature	V _{CC} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(Icc,TYP.)		
LY69L205016A	0 ~ 70℃	2.7 ~ 3.6V	55ns	12µA	12mA		
LY69L205016A(I)	-40 ~ 85°C	2.7 ~ 3.6V	55ns	12µA	12mA		



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM
With Error-Correcting Code (ECC)

Rev. 1.0


FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A20	Address Inputs(word mode)
A-1 - A20	Address Inputs(byte mode)
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
Vcc	Power Supply
Vss	Ground
NC	No Connection

PIN CONFIGURATION



Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT	
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V	
Voltage on any other pin relative to V _{SS}	V _{T2}	-0.5 to Vcc+0.5	V	
On a ratio a Tanana rationa		0 to 70(C grade)	$^{\circ}$	
Operating Temperature	TA	-40 to 85(I grade)		
Storage Temperature	T _{STG}	-65 to 150	$^{\circ}$ C	
Power Dissipation	P _D	1	W	
DC Output Current	Іоит	І оит 50		

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

Rev. 1.0

MODE	CE#	CE2	BYTE#	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY	
	OL#	OLZ	DIIL#	OL#	***	LU	00#	DQ0-DQ7	DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Χ	Х	Х	High-Z	High-Z	High-Z	
Standby	Х	L	Χ	Х	Χ	X	Х	High-Z	High-Z	High-Z	I _{SB1}
	Х	X	Н	X	X	Н	Н	High-Z	High-Z	High-Z	
Output	L	Н	Н	Н	Η	L	Х	High-Z	High-Z	High-Z	
Disable	L	Н	Н	Н	Н	Х	L	High-Z	High-Z	High-Z	lcc,lcc1
Disable	L	Н	L	Н	Н	L	L	High-Z	High-Z	A-1	
	L	Н	Н	L	Η	L	Н	D оит	High-Z	High-Z	
Read	L	Н	Н	L	Н	Н	L	High-Z	D _{оит}	Dout	lcc,lcc1
	L	Н	Н	L	Н	L	L	D _{оит}	Dout	Dout	
	L	Н	Н	Х	L	L	Н	Din	High-Z	High-Z	
Write	L	Н	Н	Χ	L	Н	L	High-Z	D _{IN}	DIN	lcc,lcc1
	L	Н	Н	X	L	L	L	DIN	Din	DIN	
Byte# Read	L	Н	L	L	Н	L	L	D _о ит	High-Z	A-1	Icc,Icc1
Byte # Write	L	Н	L	Х	L	L	L	DiN	High-Z	A-1	lcc,lcc1

Notes:

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

^{1.} $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

^{2.} The BYTE# pin has to be tied to V_{CC} to use the device as a 2M x 16 SRAM, and to be tied to V_{SS} as a 4M x 8 SRAM. In the 4M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to V_{SS} , while DQ8 to DQ14 pins are not used.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc		2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1		2.2	-	Vcc+0.3	V
Input Low Voltage	V _{IL} *2		- 0.2	-	0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	ILO	V _{CC} ≧ V _{OUT} ≧ V _{SS} Output Disabled	- 1	-	1	μA
Output High Voltage	Vон	I _{OH} = -1mA	2.2	2.7	-	V
Output Low Voltage	Vol	I _{OL} = 2mA	-	-	0.4	V
Average Operating	Icc	Cycle time = MIN. CE# \leq 0.2V and CE2 \geq V _{CC} -0.2V I _{I/O} = 0mA Other pins at 0.2V or V _{CC} -0.2V	1	12	20	mA
Power supply Current	Icc ₁	Cycle time = 1μ s CE# \leq 0.2V and CE2 \geq V _{CC} -0.2V $I_{I/O}$ = 0mA Other pins at 0.2V or V _{CC} -0.2V	-	3	5	mA
		-SL*5 25℃	-	12	32	μA
Standby Power	lan.	CE#≧Vcc-0.2V or CE2≦0.2V -SLI *5 40°C	-	12	36	μA
Supply Current	I _{SB1}	Other pins at 0.2V or Vcc-0.2V -SL*6	-	-	100	μA
		-SLI* ⁷	-	-	160	μA

Notes:

Rev. 1.0

- 1. $V_{IH}(max) = V_{CC} + 2.0V$ for pulse width less than 6ns.
- 2. V_{IL}(min) = V_{SS} 2.0V for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values, measured at Vcc = Vcc(TYP.) and TA = 25°C, are included for reference only and are not guaranteed or tested.
- 5. This parameter is measured at Vcc=3.0V.
- 6. This parameter is measured at $T_A = 70^{\circ}C$
- 7. This parameter is measured at $T_A = 85^{\circ}C$

CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0 \text{MHz})$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

Rev. 1.0

PARAMETER	SYM.	LY69L20	UNIT	
FANAMETER	STW.	MIN.	MAX.	ONIT
Read Cycle Time	t _{RC}	55	-	ns
Address Access Time	taa	-	55	ns
Chip Enable Access Time	tace	-	55	ns
Output Enable Access Time	toe	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	20	ns
Output Disable to Output in High-Z	tonz*	-	20	ns
Output Hold from Address Change	tон	10	-	ns
LB#, UB# Access Time	t _{BA}	-	55	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY69L20	UNIT	
PARAIVIETER	STW.	MIN.	MAX.	UNIT
Write Cycle Time	twc	55	-	ns
Address Valid to End of Write	t _{AW}	50	-	ns
Chip Enable to End of Write	tcw	50	-	ns
Address Set-up Time	tas	0	-	ns
Write Pulse Width	twp	45	-	ns
Write Recovery Time	twR	0	-	ns
Data to Write Time Overlap	t _{DW}	25	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{OW} *	5	-	ns
Write to Output in High-Z	twnz*	-	20	ns
LB#, UB# Valid to End of Write	t _{BW}	50	-	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838




32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)


Rev. 1.0

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ}, t_{OHZ} is less than t_{OLZ}.


2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.




32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)

Rev. 1.0



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)




Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM
With Error-Correcting Code (ECC)

WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes:

Rev. 1.0

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- $3. During \ this \ period, \ I/O \ pins \ are \ in \ the \ output \ state, \ and \ input \ signals \ must \ not \ be \ applied.$
- 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.tow and t_{WHZ} are specified with C_L = 5pF. Transition is measured ± 500 mV from steady state.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

DATA RETENTION CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	CE# \ge V _{CC} - 0.2V or CE2 \le 0.2V	CE#≧V _{CC} - 0.2V or CE2≦0.2V			-	3.6	V
				25℃	-	10	32	μΑ
Data Potentian Current		$CE\# \ge V_{CC}-0.2V$ or $CE2 \le 0.2V$ other pins at 0.2V or $V_{CC}-0.2V$	-SLI	40℃	-	10	36	μA
Data Retention Current			-SL		-	-	100	μA
			-SLI		-	-	160	μΑ
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)		w)	0	-	-	ns
Recovery Time	t _R		<u> </u>	·	t _{RC*}	-	-	ns

 t_{RC^*} = Read Cycle Time


Rev. 1.0

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)



Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.




32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM
With Error-Correcting Code (ECC)

Rev. 1.0

PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	ANAMINIS OF DIMENSIONS SHOWN IN MM)							
	SYMBOLS	MIN.	NOM.	MAX				
	A	-	_	1.20				
	A1	0.05	_	0.15				
	2 2	0.95	1.00	1.05				
	ь	0.17	0.22	0.27				
	C	0.10	_	0.21				
Δ		19.80	20.00	20.20				
Δ	1	18.30	18.40	18.50				
Δ	Е	11.90	12.00	12.10				
	₽	-	0.50 BASI	С				
	┙	0.50	0.60	0.70				
Λ	L1	-	0.80	_				
Δ	Υ	_	_	0.10				
Δ	θ	D.	_	5*				

NOTES:

- 1 JEDEC OUTLINE : MO-142 DO
- 2.PROFILE TOLERANCE ZONES FOR D1 AND E DD NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.DMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

ORDERING INFORMATION

Rev. 1.0

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(℃)	Packing Type	Lyontek Item No.
48-pin	55		0°C~70°C	Tray	LY69L205016ALL-55SL
(12mm x 20mm) TSOP I				Tape Reel	LY69L205016ALL-55SLT
1001 1			-40°C~85°C	Tray	LY69L205016ALL-55SLI
				Tape Reel	LY69L205016ALL-55SLIT



Rev. 1.0

LY69L205016A

32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM With Error-Correcting Code (ECC)

THIS PAGE IS LEFT BLANK INTENTIONALLY.

Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838